收藏本站
2008 Microchip Technology Inc.
DS39626E-page 221
PIC18F2525/2620/4525/4620
18.4.2
EUSART SYNCHRONOUS SLAVE
RECEPTION
The operation of the Synchronous Master and Slave
modes is identical, except in the case of Sleep, or any
Idle mode and bit, SREN, which is a “don’t care” in
Slave mode.
If receive is enabled by setting the CREN bit prior to
entering Sleep or any Idle mode, then a word may be
received while in this low-power mode. Once the word
is received, the RSR register will transfer the data to the
RCREG register. If the RCIE enable bit is set, the
interrupt generated will wake the chip from the low-
power mode. If the global interrupt is enabled, the
program will branch to the interrupt vector.
To set up a Synchronous Slave Reception:
1.
Enable the synchronous master serial port by
setting bits, SYNC and SPEN, and clearing bit,
CSRC.
2.
If interrupts are desired, set enable bit, RCIE.
3.
If 9-bit reception is desired, set bit, RX9.
4.
To enable reception, set enable bit, CREN.
5.
Flag bit, RCIF, will be set when reception is
complete. An interrupt will be generated if
enable bit, RCIE, was set.
6.
Read the RCSTA register to get the 9th bit (if
enabled) and determine if any error occurred
during reception.
7.
Read the 8-bit received data by reading the
RCREG register.
8.
If any error occurred, clear the error by clearing
bit, CREN.
9.
If using interrupts, ensure that the GIE and PEIE
bits in the INTCON register (INTCON<7:6>) are
set.
TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reset
Values
on page
INTCON
GIE/GIEH PEIE/GIEL
TMR0IE
INT0IE
RBIE
TMR0IF
INT0IF
RBIF
49
PIR1
PSPIF(1)
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
52
PIE1
PSPIE(1)
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
52
IPR1
PSPIP(1)
ADIP
RCIP
TXIP
SSPIP
CCP1IP
TMR2IP
TMR1IP
52
RCSTA
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
51
RCREG
EUSART Receive Register
51
TXSTA
CSRC
TX9
TXEN
SYNC
SENDB
BRGH
TRMT
TX9D
51
BAUDCON
ABDOVF
RCIDL
RXDTP
TXCKP
BRG16
—
WUE
ABDEN
51
SPBRGH
EUSART Baud Rate Generator Register High Byte
51
SPBRG
EUSART Baud Rate Generator Register Low Byte
51
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used for synchronous slave reception.
Note 1:
These bits are unimplemented on 28-pin devices and read as ‘0’.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
MP2-HS240-51 CONN SHROUD 2-FB 240POS 5ROW
DSPIC33FJ64MC506-I/PT IC DSPIC MCU/DSP 64K 64TQFP
DSPIC33FJ128MC802-I/SO IC DSPIC MCU/DSP 128K 28SOIC
PIC18LF4331-I/P IC PIC MCU FLASH 4KX16 40DIP
DSPIC33FJ128GP306-I/PT IC DSPIC MCU/DSP 128K 64TQFP
PIC24HJ128GP306-I/PT IC PIC MCU FLASH 128KB 64TQFP
PIC16F873-20/SO IC MCU FLASH 4KX14 EE 28SOIC
PIC18F4431-I/P IC PIC MCU FLASH 8KX16 40DIP
相关代理商/技术参数
PIC16F877A-I/P 制造商:Microchip Technology Inc 功能描述:IC 8BIT FLASH MCU 16F877 DIP40
PIC16F877A-I/PG 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F877A-I/PT 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F877A-I/PT 制造商:Microchip Technology Inc 功能描述:8BIT FLASH MCU SMD 16F877 TQFP44
PIC16F877A-I/PTG 功能描述:8位微控制器 -MCU 14KB 368 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC16F877AIL 制造商:Microchip Technology Inc 功能描述:
PIC16F877AIP 制造商:Microchip Technology Inc 功能描述:
PIC16F877AIPT 制造商:Microchip Technology Inc 功能描述: